

FIG. 1A




FIG. 1B




FIG. 2

FIG. 3




FIG. 3

FIG. 4





FIG. 5A






FIG. 5B




FIG. 6A

610

611	612
MAIN OP	SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	PS	S*	SX		SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sxt	Syt	Rnd	S*	S*	S*	0	SA	DA	abs	0	0													
da = +/- sx*sy											Nop	0	0	0																									
da = +/- (sx*sy) + sa											Add	0	0	1																									
da = +/- (sx*sa) + sy											Add	0	1	0																									
da = +/- (sx*sy) - sa											Sub	0	1	1																									
da = +/- (sx*sa) - sy											Sub	1	0	0																									
da = min(+/- sx*sy, sa)											Min	1	0	1																									
da = min(+/- sx*sa, sy)											Min	1	1	0																									
da = max(+/- sx*sy, sa)											Max	1	1	1																									

Lt
Lt
Lt
Lt
Gx
Gx
Gx

FIG.

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20		
1	0	0	PS	S*	SX					SY					V/S	SA	DA	0	1	0	Add
																	1	0	0	Sub	
																	1	1	0	Min	

da = +/- (mx*sa) + my
da = +/- (mx*sa) - my
da = min(+/- mx*sa, my)

FIG. 6D

39	19
0	0
0	1
1	0
1	1

20-bit ISA

Control || Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

DSP instructions

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply													
1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op			
da = sx*sy											0	0	0
da = (sx*sy) + sa											0	0	1
da = (sx*sa) + sy											0	1	0
da = (sx*sy) - sa											0	1	1
da = (sx*sa) - sy											1	0	0
da = min(sx*sy,sa)											1	0	1
da = min(sx*sa,sy)											1	1	0
da = max(sx*sy,sa)											1	1	1

Add														
1	0	1	PS	+	SX	SY	V/S	SA	DA	Sub-op				
da = sx + sy											0	0	0	
da = sx + sy + sa											0	0	1	
da = sx + sy; sa = sx - sy;											0	1	0	
da = (sx + sy) * sa											0	1	1	
da = -(sx + sy) * sa											1	0	0	
da = min(sx+sy,sa)											1	0	1	
da = max(sx+sy,sa)											1	1	0	
da = ssum(sa) (sx, sy unused)											1	1	1	

Extremum										
1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op
da = ext(sx,sy)										
da = ext(sx,sy,sa)										
da = ext(sx,sa) * sy										
da = -ext(sx,sa) * sy										
da = ext(sx,sa) + sy										
da = ext(sx,sa) - sy										
ext(sa,sa)? l = sx, r = sy, lcs = lc										

1	1	0	PS	0	SX	SY	x	x	x	1	1	1
Type-match												
rmute												
...served												

Control and specifier Extensions

18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Pred	PL	Sxt	Syt	Rnd	S*	S*	S*	abs	0	0
Mul											
Add/Sub											
min/max											
						Lt					
						Gx					

0	Pred	PL	Sxt	Syt	LI	Sub-ext	+	-	x	0	SA	DA	abs	0	0
Add															
Nop (uadd) Mul/MulN Min/max															

Ext	0	Pred	PL	Sxt	Syt	Ir-ctl	Gx	Sub-ext	0	SA	DA	abs	0	0

0	Pred	PL	Sxt	Pct1	0	ereg	Pct1	0	0
---	------	----	-----	------	---	------	------	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Pred		PL	x	Type:SY	Type:SY							0	SA	DA	x	0	1	0
0	Pred			Pax	Permute:SY	Permute:SY							0	SA	DA	py	1	0	
0	Pred		IR	px	Offset:SY	Offset:SY							0	SA	DA	py	1	1	

Type override
permute override
Offset override

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op										

FIG. 6

Control instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add sub	L	Pred	0	0	0	0	RX													0
max,min	L	Pred	0	0	0	0	RX													0
Shift	L	Pred	0	0	0	1	RX													1
Logic	L	Pred	0	1	0	0	RX													1
Mux	L	Pred	0	1	1	0	RX													0
mov	L	Pred	0	1	1	1	RX													0
addi	L	Pred	0	1	1	1	SI4													1
mov2arg	L	Pred	0	1	1	1	RX													1
bits	L	Pred	0	1	1	1	RX													1
set2bits	L	Pred	1	0	0	0	UI4:POS													0
Setbit	L	Pred	1	0	0	0	UI4:POS													1
Movi	L	Pred	1	0	0	0	SI8													1
Jump	L	Pred	1	0	1	0	SI9													0
Call	L	Pred	1	0	1	0	SI9													0
Loop	L	Pred	1	0	1	0	UI5: Lcount													1
Jmpli	L	Pred	1	0	1	0	RX													0
Calli	L	Pred	1	0	1	0	RX													0
Loopi	L	Pred	1	0	1	0	RX													1
Test	L	Pred	1	1	0	0	RX													0
Andp, orp	L	Pred	1	1	0	0	Pa													1
Load	L	Pred	1	1	1	0	MX													0
Store	L	Pred	1	1	1	0	MZ													0
eLoad	L	Pred	1	1	1	0	MX													0
eStore	L	Pred	1	1	1	0	MZ													0
Extended	L	Pred	1	1	1	0	RX													0
Logic2	L	Pred	1	1	1	0	RX													0
mov-erg	L	Pred	1	1	1	0	unit													1
Crb	L	Pred	1	1	1	0	RX													1
Parity	L	Pred	1	1	1	0	RX													1
Stm	L	Pred	1	1	1	0	MZ													1
Abs	L	Pred	1	1	1	0	RX													1
Nag	L	Pred	1	1	1	0	RX													1
step	L	Pred	1	1	1	0	RX													1
J & Set	L	Pred	1	1	1	0	RX													1
Reserved	L	Pred	1	1	1	0	RX													1
Return	L	Pred	1	1	1	0	l-ctrl													1
Zero-ac	L	Pred	1	1	1	0	ac#													1
eSync	L	Pred	1	1	1	0	RZ													1
Swi	L	Pred	1	1	1	0	UI3													1
Nop	L	Pred	1	1	1	0	UI3													1

<Bit1, Bits9-8> == UI5 (Shift Amount)

<Bit13, Bits13-10> == UI5:POS

FIG. 6 F

Extended Control

[illegible]

Fill: Sign/Zero

Blt 15 is continuation of inner LC

andp, orp, andorp, orandp: pz = (px relop py) relop pv)

FIG. 6




FIG. 7




FIG. 8
(PRIOR ART)




FIG. 9
(PRIOR ART)




FIG. 10
System Overview

FIG. 11A




FIG. 11A




FIG. 11B

Exemplary Filter coefficients for Goertzel Filter

frequency	$\cos(2\pi f_1/f_s)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	7649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

FIG. 11C

Exemplary Call Progress Tones

Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Reorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401 Fast Busy Tone
440	0	Busy Tone

FIG. 11D




FIG. 11E




FIG. 11F

Method to detect Phase Reversals.






FIG. 116

Method for Fax V.21 Detection





FIG. 11H






FIG. 13




FIG. 14

210

Core Processors
Program and Data Memory

413

Core 2
Registers I/O Space




Fig. 15




FIG 16




FIG. 18

